STM32F103 Microcontroller

From ScienceZero
Jump to: navigation, search
STM32F103RET6 block diagram
Cortex-M3 block diagram

Key features of the STM32F103RET6 microcontroller

Overview

  • Core: ARM 32-bit CortexTM-M3 CPU
    • 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access
    • Single-cycle multiplication and hardware division
  • Memories
    • 256 to 512 Kbytes of Flash memory
    • up to 64 Kbytes of SRAM
    • Flexible static memory controller with 4 Chip Select. Supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
    • LCD parallel interface, 8080/6800 modes
  • Clock, reset and supply management
    • 2.0 to 3.6 V application supply and I/Os
    • POR, PDR, and programmable voltage detector (PVD)
    • 4-to-16 MHz crystal oscillator
    • Internal 8 MHz factory-trimmed RC
    • Internal 40 kHz RC with calibration
    • 32 kHz oscillator for RTC with calibration
  • Low power
    • Sleep, Stop and Standby modes
    • VBAT supply for RTC and backup registers
  • 3 × 12-bit, 1 μs A/D converters (up to 21 channels)
    • Conversion range: 0 to 3.6 V
    • Triple-sample and hold capability
    • Temperature sensor
  • 2 × 12-bit D/A converters
  • DMA: 12-channel DMA controller
    • Supported peripherals: timers, ADCs, DAC, SDIO, I2Ss, SPIs, I2Cs and USARTs
  • Debug mode
    • Serial wire debug (SWD) & JTAG interfaces
    • Cortex-M3 Embedded Trace MacrocellTM
  • Up to 112 fast I/O ports
    • 51/80/112 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant
  • Up to 11 timers
    • Up to four 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
    • 2 × 16-bit motor control PWM timers with dead-time generation and emergency stop
    • 2 × watchdog timers (Independent and Window)
    • SysTick timer: a 24-bit downcounter
    • 2 × 16-bit basic timers to drive the DAC
  • Up to 13 communication interfaces
    • Up to 2 × I2C interfaces (SMBus/PMBus)
    • Up to 5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
    • Up to 3 SPIs (18 Mbit/s), 2 with I2S interface multiplexed
    • CAN interface (2.0B Active)
    • USB 2.0 full speed interface
    • SDIO interface
  • CRC calculation unit, 96-bit unique ID
  • ECOP ACK® packages

Documents and files

Power saving levels

  1. Sleep mode (Cortex-M3 core stopped, peripherals kept running)
  2. Stop mode (all clocks are stopped)
  3. Standby mode (1.8V domain powered-off)

Clocks

STM32F103RET6 clock tree
HSI (8 MHz internal RC oscillator)
HSE (8 MHz external crystal oscillator)
LSI (40 kHz internal RC - watchdog, RTCCLK)
LSE (32768 Hz external crystal (RTCCLK))

PLLCLK  - Output from PLL, 8-64 MHz in 4 MHz steps, 72-128 MHz in 8 MHz steps
SYSCLK  - PLLCLK, HSI or HSE
AHBCLK  - SYSCLK / AHB prescaler (this clock has no name in the datasheet, except AHB peripheral clock)
PCLK1   - AHBCLK / APB1 prescaler - APB1 bus (max 36 MHz)
PCLK2   - AHBCLK / APB2 prescaler - APB2 bus (max 72 MHz)
USBCLK  - PLLCLK / USB prescaler
I2SCLK  - SYSCLK
SDIOCLK - AHBCLK
FSMCCLK - AHBCLK
FCLK    - AHBCLK
ADCCLK  - AHBCLK / (APB2 prescaler * ADC prescaler)
  • The MCO pin (PA8) can output one of SYSCLK, HSI, HSE, PLLCLK / 2
  • When the HSI is the PLL clock input, maximum system clock frequency is 64 MHz.
  • The SDIO AHB interface is clocked with a fixed frequency equal to AHBCLK / 2.
  • If the APB prescaler is 1, timers run at PCLK else at 2 * PCLK

Flash memory

  • 0-24 MHz - zero wait state
  • 24-48 MHz - one wait state
  • 48-72 MHz - two wait states

The prefetch buffer must be switched on/off only when SYSCLOCK is lower than 24 MHz.

Pins with special functions

PA9  ----------> ICL3232
PA10 <--|100R|-- ICL3232
PB2  - Boot1 22 kOhm to +3.3 V or Gnd
PC14 - 32 kHz crystal
PC15 - 32 kHz crystal
PD0  - 8 MHz crystal
PD1  - 8 MHz crystal

The JTAG pins are in input PU/PD after reset:
 PA15: JTDI in PU
 PA14: JTCK in PD
 PA13: JTMS in PU
 PB4: NJTRST in PU

Peripherials

64 kB SRAM, 512 kB FLASH
3 x 12 bit A/D converters
2 x 12 bit D/A converters
5 x USART
2 x Advanced-control timers (TIM1 and TIM8) can each be seen as a three-phase PWM multiplexed on 6 channels.
4 x General purpose timer TIM2, TIM3, TIM4 and TIM5 - 16-bit auto-reload up/down counter,
    a 16-bit prescaler and feature 4 independent channels each for input capture/output compare,
    PWM or onepulse mode output. This gives up to 16 input captures / output compares / PWMs 
2 x Basic timer TIM6 and TIM7 - These timers are mainly used for DAC trigger generation.
    They can also be used as a generic 16-bit time base.
3 x SPI
2 x I2S (multiplexed on SPI pins)
2 × I2C
1 x SD card interface 1/4/8 bit
1 x USB full speed
1 x CAN network interface
1 x CRC (cyclic redundancy check) calculation unit
1 x 24 bit systick timer
1 x RTC (real-time clock) and backup registers
2 x DMA controller, 5 + 7 channels
1 x Temperature sensor

A/D converters

  • Three 12 bit A/D converters at 1 MHz (2 MHz when running ADC1 and ADC2 in interleave)
  • ADC1_IN17 is connected to VREFINT 1.2 V (1.16 V - 1.24 V)
  • ADC1_IN16 is connected to the Temperature sensor
  • ADC2_IN16 and ADC2_IN17 are connected to VSS
  • ADC3_IN9, ADC3_IN14, ADC3_IN15, ADC3_IN16 and ADC3_IN17 are connected to VSS

The recommended sampling time for the internal channels is 17.1 μs. The TSVREFE bit must be set to enable both internal channels.

D/A converters

  • Two 12 bit D/A converters, 1 MHz
  • Minimum load resistance with buffer enabled, 5 kOhm
  • Minumum load resistance with buffer disabled, 1.5 MOhm
  • Capacitive load with buffer enabled, 50 pF

DMA controllers

Two DMA controllers with 7 and 5 channels. Data can be transferred from any address to any address, with or without increment. The CPU core is guaranteed 50% of the bus capacity so DMA will never cause the CPU to hang.

Timers

IWDG Independent watchdog down counter. 12 bit with 8 bit prescaler, clocked by LSI (40 kHz). Reset when reaching 0.
WWDG Window watchdog, clocked by PCLK1 through WDG prescaler
SYSTICK Independent 24 bit timer within the ARM core
TIMER1 and TIMER8 Advanced-control 16 bit timers with quadrature and hall-sensor support
TIMER2 to TIMER5 16 bit general purpose timers
TIMER6 and TIMER7 Basic 16 bit timers mainly used to drive the DAC
  • If the APB prescaler is 1, peripheral timers run at PCLK else at 2 * PCLK

Flash uploader

Command line parameters for STMFlashLoader.exe: 

   -c  --pn 3 --br 115200 --db 8 --sb 1 --to 1000 -i "STM32_High-density_512K" -e --all -d --fn "#H"

--pn 3 indicates com port: COM3

Important things to remember

  • Registers need a clock to latch the data, so enable all the the upstream clocks before trying to configure a peripheral. See RCC_APB1ENR and RCC_APB2ENR under Registers
  • Pins with special functions
  • Alternate function bit (AFIO) must be set if using anything other than GPIO on any port. See RCC_APB2ENR under Registers

Pinout

  • Bold items represent pins with special functions
  • Italic items represent pins that are configured in JTAG mode on power up/reset
  • All pins without a special function can be used as general purpose digital Input or Output (GPIO)
  • Warning: do not set special function pins in output mode without consulting the stamp schematic
  • Pins are 5V tolerant
Alternate Functions for Port A's Pins
Pin Function 1 Function 2 Function 3 Function 4
PA0 WKUP USART2_CTS ADC0 TIM2_CH1_ETR
PA1 USART2_RTS ADC1 TIM2_CH2
PA2 USART2_TX ADC2 TIM2_CH3
PA3 USART2_RX ADC3 TIM2_CH4
PA4 SPI1_NSS USART2_CK ADC4 DAC_OUT1
PA5 SPI1_SCK ADC5 DAC_OUT2
PA6 SPI1_MISO ADC6 TIM3_CH1
PA7 SPI1_MOSI ADC7 TIM3_CH2
PA8 USART1_CK TIM1_CH1 MCO
PA9 USART1_TX TIM1_CH2
PA10 USART1_RX TIM1_CH3
PA11 USART1_CTS CANRX TIM1_CH4 USBDM
PA12 USART1_RTS CANTX TIM1_ETR USBDP
PA13 JTMS SWDIO
PA14 JTCK SWCLK
PA15 JTDI TIM2_CH1 SPI1_NSS


Alternate Functions for Port B's Pins
Pin Function 1 Function 2 Function 3 Function 4
PB0 ADC8 TIM3_CH3
PB1 ADC9 IM3_CH4
PB2 BOOT1
PB3 JTDO TIM2_CH2 SPI1_SCK
PB4 JNTRST TIM3_CH1 SPI1_MISO
PB5 I2C1_SMBAI TIM3_CH2 SPI1_MOSI
PB6 I2C1_SCL TIM4_CH1 USART1_TX
PB7 I2C1_SDA TIM4_CH2 USART1_RX
PB8 TIM4_CH3 I2C1_SCL CANRX SDIO_D4
PB9 TIM4_CH4 I2C1_SDA CANTX SDIO_D5
PB10 I2C2_SCL USART3_TX TIM2_CH3
PB11 I2C2_SDA USART3_RX TIM2_CH4
PB12 SPI2_NSS I2C2_SMBAI USART3_CK TIM1_BKIN
PB13 SPI2_SCK USART3_CTS TIM1_CH1N
PB14 SPI2_MISO USART3_RTS TIM1_CH2N
PB15 SPI2_MOSI TIM1_CH3N


Alternate Functions for Port C's Pins
Pin Function 1 Function 2
PC0 ADC10
PC1 ADC11
PC2 ADC12
PC3 ADC13
PC4 ADC14
PC5 ADC15
PC6 TIM3_CH1 SDIO_D6
PC7 TIM3_CH2 SDIO_D7
PC8 TIM3_CH3 SDIO_D0
PC9 TIM3_CH4 SDIO_D1
PC10 USART3_TX SDIO_D2
PC11 USART3_RX SDIO_D3
PC12 USART3_CK SDIO_CK
PC13 TAMPER-RTC
PC14 OSC32_IN
PC15 OSC32_OUT


Alternate Functions for Port D's Pins
Pin Function 1 Function 2
PD0 OSC_IN
PD1 OSC_OUT
PD2 TIM3_ETR SDIO_CMD


Futurlec STM32 stamp PCB layout

Programming

Registers

  • note [y:x] refers to all bits in a register from bit x to bit y (inclusive)
Register Name Description
GPIOx_ODR Output Data Register sets the pins bit-state to that of the bits in this register, but only those pins configured in output mode

x denotes the port name, A to G, however, the stamp module only provides ports A to D

GPIOx_IDR Input Data Register reads the pins bit-state to that of the logic level applied to the pins

x denotes the port name, A to G, however, the stamp module only provides ports A to D

GPIOx_BSRR Port bit set/reset register sets or resets(un-sets) particular pins while leaving all other pins in their current state

if set and reset are both set, set has priority
x denotes the port name, A to G, however, the stamp module only provides ports A to D

[31:16] [15:0]
bits that are 1 clear the pins(0-15) bits that are 1 set the pins(0-15)
GPIOx_CRL Port configuration register low sets pin modes, function, speed, and direction for pins 0-7

x denotes the port name, A to G, however, the stamp module only provides ports A to D

[31:30] [29:28] [27:26] [25:24] [23:22] [21:20] [19:18] [17:16] [15:14] [13:12] [11:10] [9:8] [7:6] [5:4] [3:2] [1:0]
Pin7 Function Pin7 Mode Pin6 Function Pin6 Mode Pin5 Function Pin5 Mode Pin4 Function Pin4 Mode Pin3 Function Pin3 Mode Pin2 Function Pin2 Mode Pin1 Function Pin1 Mode Pin0 Function Pin0 Mode


Modes
Bits Description
00 Input mode (reset state)
01 Output mode, max speed 10 MHz
10 Output mode, max speed 2 MHz
11 Output mode, max speed 50 MHz


Input Functions
Bits Description
00 Analog mode
01 Floating input (reset state)
10 Input with pull-up / pull-down
11 Reserved (do not use)
Output Functions
Bits Description
00 General purpose output push-pull
01 General purpose output Open-drain
10 Alternate function output Push-pull
11 Alternate function output Open-drain
GPIOx_CRH Port configuration register high sets pin modes, function, speed, and direction for pins 8-15

x denotes the port number, A to G, however, the stamp module only provides ports A to D

[31:30] [29:28] [27:26] [25:24] [23:22] [21:20] [19:18] [17:16] [15:14] [13:12] [11:10] [9:8] [7:6] [5:4] [3:2] [1:0]
Pin15 Function Pin15 Mode Pin14 Function Pin14 Mode Pin13 Function Pin13 Mode Pin12 Function Pin12 Mode Pin11 Function Pin11 Mode Pin10 Function Pin10 Mode Pin9 Function Pin9 Mode Pin8 Function Pin8 Mode


Modes
Bits Description
00 Input mode (reset state)
01 Output mode, max speed 10 MHz
10 Output mode, max speed 2 MHz
11 Output mode, max speed 50 MHz


Input Functions
Bits Description
00 Analog mode
01 Floating input (reset state)
10 Input with pull-up / pull-down
11 Reserved (do not use)
Output Functions
Bits Description
00 General purpose output push-pull
01 General purpose output Open-drain
10 Alternate function output Push-pull
11 Alternate function output Open-drain
RCC_APB1ENR APB1 peripheral clock enable register Setting any of these bits to 1 enables the clock to by passed to the selected peripheral and allow its settings registers to be set
[31:30] 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 [13:12] 11 [10:6] 5 4 3 2 1 0
DAC Power Backup CAN USB I2C 2 I2C 1 UART 5 UART 4 USART 3 USART 2 SPI 3 SPI 2 Window Watchdog Timer 7 Timer 6 Timer 5 Timer 4 Timer 3 Timer 2
RCC_APB2ENR APB2 peripheral clock enable register Setting any of these bits to 1 enables the clock to by passed to the selected peripheral and allow its settings registers to be set

If using an alternate function on any pin of any port, the alternate function clock enable bit must be set

[31:16] 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ADC 3 USART 1 Timer 8 SPI 1 Timer 1 ADC 2 ADC 1 GPIO G GPIO F GPIO E GPIO D GPIO C GPIO B GPIO A Alternate Function
RCC_AHBENR AHB peripheral clock enable register Setting any of these bits to 1 enables the clock to by passed to the selected device and allow its settings registers to be set

If using an alternate function (for SDIO) on any pin of any port, the alternate function clock enable bit must be set

[31:11] 10 9 8 7 6 5 4 3 2 1 0
SDIO EN SMC EN CRCE N FLITF EN SRAM EN DMA2 EN DMA1 EN

Schematics

Futurlec STM32 stamp schematic
Retrieved from "https://sciencezero.4hv.org/index.php?title=STM32F103_Microcontroller&oldid=2301"