Difference between revisions of "A16 CPU"
From ScienceZero
| Line 9: | Line 9: | ||
| − | [http://www.sciencezero.org | + | [http://www.sciencezero.org/download/computing/a16%20emulator.zip Emulator and assembler - a16 emulator.zip (19 KB)] |
[[Category:computing]] | [[Category:computing]] | ||
Revision as of 14:54, 1 February 2007
A16 - High Performance 16 bit RISC CPU
- Harvard style architecture that executes all instructions in a single clock cycle.
- 8 registers, the program counter is mapped to register 8.
- Conditional execution of all instructions.
- Condition flags are set on demand.
- All instructions execute in a single clock cycle.
- Branch-link instruction where the program counter is copied to R6.
